SCBS217C - JUNE 1992 - REVISED JANUARY 1997

•	Members of the Texas Instruments <i>Widebus</i> ™ Family State-of-the-Art <i>EPIC</i> -II <i>B</i> ™ BiCMOS Design	SN54ABT16823 WD PACKAGE SN74ABT16823 DGG OR DL PACKAGE (TOP VIEW)	
	Significantly Reduces Power Dissipation		
٠	High-Impedance State During Power Up		
	and Power Down	1Q1 🛛 3 54 🗍 1D1	
٠	ESD Protection Exceeds 2000 V Per	GND <b>[</b> 4 53 <b>]</b> GND	
	MIL-STD-883, Method 3015; Exceeds 200 V	1Q2 <b>5</b> 52 <b>1</b> 1D2	
	Using Machine Model (C = 200 pF, R = 0)	1Q3 6 51 1D3	
٠	Typical V <sub>OLP</sub> (Output Ground Bounce) < 1 V		
	at V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		
۲	Distributed V <sub>CC</sub> and GND Pin Configuration	1Q5 9 48 1D5 1Q6 10 47 1D6	
	Minimizes High-Speed Switching Noise	GND 11 46 GND	
٠	Flow-Through Architecture Optimizes	1Q7 [ 12 45 ] 1D7	
	PCB Layout	1Q8 13 44 1108	
٠	High-Drive Outputs (–32-mA I <sub>OH</sub> ,	1Q9 🛛 14 43 🗍 1D9	
	64-mA I <sub>OL</sub> )	2Q1 🛛 15 42 🕽 2D1	
٠	Package Options Include Plastic 300-mil	2Q2 🛛 16 🛛 41 🗍 2D2	
	Shrink Small-Outline (DL), Thin Shrink	2Q3 🛛 17 40 🗋 2D3	
	Small-Outline (DGG) Packages and 380-mil	GND	
	Fine-Pitch Ceramic Flat (WD) Package	2Q4 0 19 38 2D4	
	Using 25-mil Center-to-Center Spacings	2Q5 20 37 2D5	
doer	ription	2Q6 21 36 2D6	
4636		$V_{CC}$ $\begin{bmatrix} 22 & 35 \end{bmatrix} V_{CC}$	
	These 18-bit flip-flops feature 3-state outputs	2Q7 [ 23 34 ] 2D7 2Q8 [ 24 33 ] 2D8	
	designed specifically for driving highly capacitive	GND 25 32 GND	
	or relatively low-impedance loads. They are		

designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{CLKEN}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{CLKEN}$  high disables the clock buffer, latching the outputs. Taking the clear ( $\overline{CLR}$ ) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

31 🛛 2D9

29 20 20 LK

30 2CLKEN

2Q9

20E

2CI R

26

27

#### description (continued)

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54ABT16823 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT16823 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	(each 9-bit flip-flop)										
	INPUTS										
OE	CLR	CLKEN	CLK	D	Q						
L	L	Х	Х	Х	L						
L	Н	L	$\uparrow$	Н	Н						
L	Н	L	$\uparrow$	L	L						
L	Н	L	L	Х	Q <sub>0</sub>						
L	Н	Н	Х	Х	Q <sub>0</sub> Q <sub>0</sub>						
н	Х	Х	Х	Х	Z						

#### FUNCTION TABLE (each 9-bit flip-flop)



logic symbol<sup>†</sup>


1 <mark>0E</mark>	2	EN1			
1CLR	1	R2			
1CLKEN	55	G3			
1CLK	56	> 3C4			
20E	27	EN5			
20E 2CLR	28	R6			
2CLR 2CLKEN	30	G7			
	29				
2CLK		► 7C8	_		
1D1	54	4D	1, 2 ▽	3	1Q1
1D2	52			5	1Q2
1D3	51			6	1Q3
1D4	49	<u> </u>		8	1Q4
1D5	48	<u> </u>		9	1Q5
1D6	47	<u> </u>		10	1Q6
1D7	45	<u> </u>		12	1Q7
1D8	44	<u> </u>		13	1Q8
1D9	43	<u> </u>		14	1Q9
2D1	42	8D	5,6 ▽	15	2Q1
2D1 2D2	41	100	5,0 V	16	2Q1
2D2 2D3	40			17	2Q2
2D3 2D4	38	<b> </b>		19	
	37			20	2Q4
2D5	36	<b></b>		21	2Q5
2D6	34	<b> </b>		23	2Q6
2D7	33	<b> </b>		24	2Q7
2D8	31	┣───		26	2Q8
2D9		1			2Q9

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




#### SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS217C – JUNE 1992 – REVISED JANUARY 1997

#### logic diagram (positive logic)



To Eight Other Channels



**To Eight Other Channels** 



SCBS217C - JUNE 1992 - REVISED JANUARY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Voltage range applied to any output in the high or power-off state, $V_O$ Current into any output in the low state, $I_O$ : SN54ABT16823 SN74ABT16823 Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package DL package	-0.5 V to 7 V -0.5 V to 5.5 V 
Storage temperature range, T <sub>stg</sub>	
encode la construction de la Parte de code de la factor de la construction de la const	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

			SN54AB	Г16823	SN74AB1	UNIT	
		MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS217C - JUNE 1992 - REVISED JANUARY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	T <sub>A</sub> = 25°C			SN54AB	Г16823	SN74AB1	UNIT			
F	ARAMETER		ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	lı = –18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5			
Varia		$V_{CC} = 5 V,$	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v	
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v	
V <sub>hys</sub>					100						mV	
Ιį		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or G				±1		±1		±1	μΑ	
IOZPU		$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$			±50		±50		±50	μΑ		
IOZPD	IOZPD $V_{CC} = 2.1 \text{ V to } 0,$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$		0 0, 2.7 V, <del>OE</del> = X			±50		±50		±50	μA	
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 2.7 \text{ V}, \overline{\text{OE}}$				10**		50		10	μA	
I <sub>OZL</sub>		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \text{ OE} \ge 2 \text{ V}$				-10**		-50		-10	μA	
loff		V <sub>CC</sub> = 0,	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μΑ	
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50		50		50	μΑ	
lo‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
	Outputs high		0			0.5		0.5		0.5		
ICC	Outputs low	$V_{CC} = 5.5 V, I_{C}$				80		80		80	mA	
	Outputs disabled					0.5		0.5		0.5		
ΔICC§		$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci		VI = 2.5 V or 0		3.5						pF		
Co		$V_{O} = 2.5 V \text{ or } 0$	0.5 V		7.5						pF	

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

\*\* These limits apply only to the SN74ABT16823.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

\* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS217C - JUNE 1992 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> =	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16823		SN74ABT16823			
		MIN	MAX	MIN	MAX	MIN	MAX			
fclock	f <sub>clock</sub> Clock frequency				0	150	0	150	MHz	
	Dulas duration	CLR low	3.3		3.3		3.3			
tw	Pulse duration	CLK high or low	3.3		3.3		3.3		ns	
		CLR inactive	1.6		2		1.6			
t <sub>su</sub>	Setup time before CLK↑	Data	1.7		1.7		1.7		ns	
		CLKEN low	2.8		2.8		2.8			
4.	Hold time after CLK↑	Data	1.2		1.2		1.2			
th		CLKEN low	0.6		0.6		0.6		ns	

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Tj	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
<sup>t</sup> PLH	CLK	Q	1.6	3.9	5.5	1.6	7.7	ns
<sup>t</sup> PHL			2.1	3.9	5.4	2.1	6.4	
<sup>t</sup> PHL	CLR	Q	1.9	4.1	5.3	1.9	6.3	ns
<sup>t</sup> PZH	OE	Q	1	3.1	4.2	1	5.1	20
<sup>t</sup> PZL	ÛE	Q	1.5	3.5	4.6	1.5	5.7	ns
<sup>t</sup> PHZ	ŌĒ	Q	2.2	4.3	6	2.2	6.8	00
<sup>t</sup> PLZ		2	1.6	4.3	6.4	1.6	9.9	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	۷c T	C = 5 V = 25°C	;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
fmax			150			150		MHz
<sup>t</sup> PLH	CLK	Q	1.6	3.9	5.5	1.6	6.8	ns
<sup>t</sup> PHL	OEK		2.1	3.9	5.4	2.1	6	
<sup>t</sup> PHL	CLR	Q	1.9	4.1	5.3	1.9	6.1	ns
<sup>t</sup> PZH	OE	Q	1	3.1	4.2	1	4.9	-
tPZL	ÛE	Q	1.5	3.5	4.6	1.5	5.5	ns
<sup>t</sup> PHZ	ŌĒ	Q	2.2	4.3	5.6	2.2	6.1	00
tplz	UE		1.6	4.3	6.4	1.6	8.7	ns



SCBS217C - JUNE 1992 - REVISED JANUARY 1997




#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.







### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN74ABT16823DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823	
3N/4AB110823DGGK	ACTIVE	13305	DGG	50	2000	KUHS & Gleen	NIFDAU	Level-1-200C-UNLIW	-40 10 85	AB110023	Samples
SN74ABT16823DGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH823	Samples
SN74ABT16823DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823	Samples
SN74ABT16823DLG4	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823	Samples
SN74ABT16823DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16823	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION	

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16823DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16823DGVR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1
SN74ABT16823DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16823DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT16823DGVR	TVSOP	DGV	56	2000	367.0	367.0	45.0
SN74ABT16823DLR	SSOP	DL	56	1000	367.0	367.0	55.0

### **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




## **DGV0056A**



## **PACKAGE OUTLINE**

### **TVSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




## DGV0056A

## **EXAMPLE BOARD LAYOUT**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DGV0056A

## **EXAMPLE STENCIL DESIGN**

### TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **PACKAGE OUTLINE**

## **DGG0056A**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



## DGG0056A

## **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DGG0056A

## **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated