

N° 2020-057-A

Dear Customer,

Please find attached our INFINEON Technologies PCN:

## DC offset level reduction of MERUS™ products and Introduction of MERUS™ trademark

Important information for your attention:

- Please respond to this PCN by indicating your decision on the approval form, sign it and return to your sales partner before **12<sup>th</sup> August 2020**.
- Infineon aligns with the widely-recognized JEDEC STANDARD “**JESD46**“, which stipulates: **“Lack of acknowledgement of the PCN within 30 days constitutes acceptance of the change.”**

Your prompt reply will help Infineon Technologies to assure a smooth and well executed transition. If Infineon does not hear from your side by the due date, we will assume your full acceptance to this proposed change and its implementation.

Your attention and response to this matter is greatly appreciated.

Infineon Technologies AG  
Postal Address Headquarters: Am Campeon 1-15, D-85579 Neubiberg, Phone +49 (0)89 234-0  
Chairman of the Supervisory Board: Dr. Wolfgang Eder  
Management Board: Dr. Reinhard Ploss (CEO), Dr. Helmut Gassel, Jochen Hanebeck, Dr. Sven Schneider  
Registered Office: Neubiberg  
Commercial Register: München HRB 126492

# Product / Process Change Notification



N° 2020-057-A

► **Products affected:**

Please refer to attached affected product list 1\_cip20057\_a

► **Detailed Change Information:**



**Subject:**

- Reduction of DC offset for digital input parts
- Introduction of MERUS™ trademark

**Reason:**

- Main reason for this revision update is to reduce the DC offset for digital input parts (MA12040P and MA12070P) in order to eliminate click/pop noise during start-up. Other limitations and known issues have been resolved with this update as well.
- Integration of MERUS products into Infineon Technologies AG

**Description (applies to):**

	<u>Old</u>	<u>New</u>
<p><b>DC offset</b> MA12040P, MA12070P</p>	<ul style="list-style-type: none"> <li>■ High output voltage offset leading to potential audible click/pop noise during start-up.</li> <li>- BTL/PBTL = +/-200mV</li> <li>- SE = not specified</li> </ul>	<ul style="list-style-type: none"> <li>■ DC offset is trimmed in production giving inaudible click/pop noise during start-up.</li> <li>- BTL/PBTL = +/-35mV</li> <li>- SE = +/-90mV</li> </ul> <p>Note that is only valid for the following output configurations: BTL, PBTL, BTL+2xSE (2.1), i.e. not for 4xSE output configuration (OUT0A and OUT0B not trimmed).</p>
<p><b>Thermal fold-back</b> MA12040P, MA12070P</p>	<ul style="list-style-type: none"> <li>■ Active on default potentially causing unwanted limiter behaviour</li> </ul>	<ul style="list-style-type: none"> <li>■ Functionality has been turned off on default</li> </ul>
<p><b>Limiter active flag</b> MA12040P, MA12070P</p>	<ul style="list-style-type: none"> <li>■ flag erroneously set with low volume settings</li> </ul>	<ul style="list-style-type: none"> <li>■ not set with low volume settings</li> </ul>
<p><b>Output polarity</b> MA12040P, MA12070P</p>	<ul style="list-style-type: none"> <li>■ reversed for BTL and PBTL output configurations.</li> </ul>	<ul style="list-style-type: none"> <li>■ Datasheet now reflects the correct polarity sign for BTL and PBTL output configuration</li> </ul>
<p><b>/CLIP pin</b> MA12040P, MA12070P, MA12040, MA12070</p>	<ul style="list-style-type: none"> <li>■ always active for PBTL output configuration.</li> </ul>	<ul style="list-style-type: none"> <li>■ now only active when clipping occurs for all output configurations.</li> </ul>
<p><b>Marking on device</b></p>	<ul style="list-style-type: none"> <li>■ eximo®</li> </ul> 	<ul style="list-style-type: none"> <li>■ MERUS™</li> </ul>  <p>rotating the top marking by 90°C without changing the pin1 location</p>

# Product / Process Change Notification



N° 2020-057-A

## ► Product Identification:

External traceability via marking on device and Trademark on the label



Internal traceability via Baunumber, Lotnumber, date code

## ► Impact of Change:

**NO** change in quality and reliability verified within product qualification

**NO** changes in bill of material

**NO** change in fit, form and function

## ► Attachments:

Affected product list 1\_cip20057\_a

## ► Time Schedule:

- |                               |   |
|-------------------------------|---|
| ■ Final qualification report: | on request  |
| ■ First samples available:    | 30-July-2020  |
| ■ Intended start of delivery: | 30-September-2020 or earlier pending on customer approval |

If you have any questions, please do not hesitate to contact your local Sales office.

**PCN N° 2020-057-A**

DC offset level reduction of MERUS™ products and Introduction of MERUS™ trademark



<b>Sales name</b>	<b>SP number</b>	<b>OPN</b>	<b>Package</b>
MA12040	SP002478940	MA12040XUMA1	PG-VQFN-64
MA12040P	SP002478950	MA12040PXUMA1	PG-VQFN-64
MA12070	SP002478958	MA12070XUMA1	PG-VQFN-64
MA12070P	SP002478966	MA12070PXUMA1	PG-VQFN-64