SCES070G - JUNE 1996 - REVISED MAY 1999

<ul> <li>Members of the Texas Instruments Widebus™ Family</li> </ul>	SN54ALVTH16244 WD PACKAGE SN74ALVTH16244 DGG, DGV, OR DL PACKAGE (TOP VIEW)
<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power</li> </ul>	
Dissipation	1Y1 0 2 47 0 1A1 1Y2 0 3 46 0 1A2
• 5-V I/O Compatible	GND 4 45 GND
<ul> <li>High Drive Capability (–32 mA/64 mA)</li> </ul>	1Y3 5 44 1 1A3
Support Mixed-Mode Signal Operation (5-V	1Y4 🛛 6 43 🗋 1A4
Input and Output Voltages With 3.3-V V <sub>CC</sub> )	$V_{CC} \begin{bmatrix} 7 & 42 \end{bmatrix} V_{CC}$
<ul> <li>Support Unregulated Battery Operation</li> </ul>	2Y1 8 41 2A1
Down to 2.3 V	2Y2 9 40 2A2 GND 10 39 GND
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	2Y3 [ 11 38 ] 2A3
< 0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	2Y4 [ 12 37 ] 2A4
Auto3-State Eliminates Bus Current	3Y1 🛛 13 36 🗍 3A1
Loading When Voltage at the Output	3Y2 4 14 35 3A2
Exceeds V <sub>CC</sub>	
<ul> <li>I<sub>off</sub> and Power-Up 3-State Support Hot</li> </ul>	3Y3 16 33 3A3
Insertion	3Y4   17 32   3A4
Bus Hold on Data Inputs Eliminates the	$V_{CC}$ 18 31 $V_{CC}$
Need for External Pullup/Pulldown	4Y1 [] 19   30 [] 4A1 4Y2 [] 20   29 [] 4A2
Resistors	4Y2    20 29    4A2 GND    21 28    GND
Latch-Up Performance Exceeds 250 mA Per	4Y3 22 27 4A3
JESD 17	4Y4 23 26 4A4
ESD Protection Exceeds 2000 V Per	40E 24 25 30E
MIL-STD-883, Method 3015; Exceeds 200 V	

- Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic 300-mil • Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package
- NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

#### description

The 'ALVTH16244 devices are 16-bit buffers/line drivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1999, Texas Instruments Incorporated

## description (continued)


When V<sub>CC</sub> is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, the output-enable ( $\overline{OE}$ ) input should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54ALVTH16244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16244 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer)							
INPUTS OUTPUT							
OE	Α	Y					
L	Н	Н					
L	L	L					
Н	Х	Z					

## logic diagram (positive logic)





SCES070G - JUNE 1996 - REVISED MAY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> to 7V
Output current in the low state, I <sub>O</sub> : SN54ALVTH16244	96 mA
SN74ALVTH16244	
Output current in the high state, I <sub>O</sub> : SN54ALVTH16244	
SN74ALVTH16244	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	
DGV package	
DL package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions, $V_{CC}$ = 2.5 V ± 0.2 V (see Note 3)

			SN54ALVT	H16244	SN74ALVT	H16244	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2.3	2.7	2.3	2.7	V	
VIH	High-level input voltage		1.7	N	1.7		V	
VIL	Low-level input voltage			0.7		0.7	V	
VI	Input voltage		0	5.5	0	5.5	V	
ЮН	High-level output current		A	-6		-8	–8 mA	
	Low-level output current		200	6		8		
IOL	Low-level output current; current duty cycle $\leq$ 50%; f $\geq$	1 kHz	0%	18		24	mA	
Δt/Δv	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V	
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V	
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES070G - JUNE 1996 - REVISED MAY 1999

## recommended operating conditions, V\_CC = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54ALVT	H16244	SN74ALVT	H16244	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		3	3.6	3	3.6	V	
VIH	High-level input voltage		2	N.	2		V	
VIL	Low-level input voltage			0.8		0.8	V	
VI	Input voltage		0	5.5	0	5.5	V	
IOH	High-level output current		7	-24		-32	mA	
	Low-level output current		202	24		32		
IOL	Low-level output current; current duty cycle $\leq$ 50%; f $\geq$	≥ 1 kHz	20%	48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200		μs/V	
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES070G - JUNE 1996 - REVISED MAY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

				SN54	ALVTH1	6244	SN74	ALVTH1	6244	UNIT	
PAI	PARAMETER TEST CONDITIONS		MIN	түр†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII		
VIK		V <sub>CC</sub> = 2.3 V,	lj = -18 mA			-1.2			-1.2	V	
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> –0	.2		V <sub>CC</sub> -0	2			
VOH		V <sub>CC</sub> = 2.3 V	I <sub>OH</sub> = -6 mA	1.8						V	
		VCC = 2.3 V	I <sub>OH</sub> = -8 mA				1.8				
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OL</sub> = 100 μA			0.2			0.2		
			$I_{OL} = 6 \text{ mA}$			0.4					
VOL		V <sub>CC</sub> = 2.3 V	I <sub>OL</sub> = 8 mA						0.4	V	
		VCC = 2.5 V	I <sub>OL</sub> = 18 mA			0.5					
			I <sub>OL</sub> = 24 mA						0.5		
	Control inputs	V <sub>CC</sub> = 2.7 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 5.5 V			\$ 10			10	μA	
li –		V <sub>CC</sub> = 2.7 V	VI = VCC		Ľ.	1			1	μΑ	
	Data inputs	VCC = 2.7 V	$V_{I} = 0$		R	-5			-5		
loff		V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O}$ = 0 to 4.5 V		1				±100	μΑ	
		V <sub>CC</sub> = 2.3 V	V <sub>I</sub> = 0.7 V		<b>3</b> 115			115			
ll(hold)	Data inputs		V <sub>I</sub> = 1.7 V		-10			-10		μΑ	
( )		V <sub>CC</sub> = 2.7 V <sup>‡</sup> ,	V <sub>I</sub> = 0 to 2.7 V	Q		±300			±300		
Ι <sub>ΕΧ</sub> §		V <sub>CC</sub> = 2.3 V,	V <sub>O</sub> = 5.5 V			125			125	μΑ	
IOZ(PU	/PD) <sup>¶</sup>	$V_{CC} \le 1.2 \text{ V}, V_O = \frac{0.5}{0.5} \text{ V}$ VI = GND or V <sub>CC</sub> , OE =	/ to V <sub>CC</sub> , don't care			±100			±100	μA	
IOZH		V <sub>CC</sub> = 2.7 V	V <sub>O</sub> = 2.3 V, V <sub>I</sub> = 0.7 V or 1.7 V			5			5	μΑ	
IOZL		V <sub>CC</sub> = 2.7 V	V <sub>O</sub> = 0.5 V, V <sub>I</sub> = 0.7 V or 1.7 V			-5			-5	μΑ	
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1		
ICC		$I_{O} = 0,$	Outputs low		2.3	4.5		2.3	4.5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0		3			3		pF	
Co		V <sub>CC</sub> = 2.5 V,	V <sub>O</sub> = 2.5 V or 0		6			6		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $\$  Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

¶ High-impedance state during power up/power down



SCES070G - JUNE 1996 - REVISED MAY 1999

#### electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	ALVTH1	6244	SN74	ALVTH1	6244		
				MIN	түр†	MAX	MIN	TYP <sup>†</sup>	MAX	UNII	
VIK			lj = -18 mA			-1.2			-1.2	V	
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OH</sub> = –100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0.	2			
Vон			I <sub>OH</sub> = -24 mA	2						V	
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA				2				
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OL</sub> = 100 μA			0.2			0.2		
			I <sub>OL</sub> = 16 mA						0.4		
			I <sub>OL</sub> = 24 mA			0.5				V	
VOL		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA						0.5	V	
			I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55	1	
	Control inputo	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1			±1		
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10		
lj		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			20			20	μA	
Data inputs	Data inputs		$V_I = V_{CC}$			S. 1			1		
			$V_{I} = 0$		I.	-5			-5		
loff	-	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		Q				±100	μA	
		nputs V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75	5		75				
II(hold)	Data inputs		V <sub>I</sub> = 2 V	-75	2		-75			μA	
( )		V <sub>CC</sub> = 3.6 V <sup>‡</sup> ,	V <sub>I</sub> = 0 to 3.6 V	4	2	±500			±500		
Ι <sub>ΕΧ</sub> §		V <sub>CC</sub> = 3 V,	V <sub>O</sub> = 5.5 V			125			125	μA	
IOZ(PU	/PD) <sup>¶</sup>	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{0.5}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE	V to V <sub>CC</sub> , = don't care			±100			±100	μA	
IOZH		V <sub>CC</sub> = 3.6 V	$V_{O} = 3 V,$ $V_{I} = 0.8 V \text{ or } 2 V$			5			5	μA	
IOZL		V <sub>CC</sub> = 3.6 V	$V_{O} = 0.5 V,$ $V_{I} = 0.8 V \text{ or } 2 V$			-5			-5	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1		
ICC		I <sub>O</sub> = 0,	Outputs low		3.2	5		3.2	5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.07	0.1		0.07	0.1		
∆lcc <sup>#</sup>		$V_{CC} = 3 V$ to 3.6 V, Or Other inputs at $V_{CC}$ or	ne input at V <sub>CC</sub> – 0.6 V, GND			0.4			0.4	mA	
Ci		V <sub>CC</sub> = 3.3 V,	VI = 3.3 V or 0		3			3		pF	
Co		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		6			6		pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup>This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

 $\P$  High-impedance state during power up/power down

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54ALVTH16244, SN74ALVTH16244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES070G - JUNE 1996 - REVISED MAY 1999

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF, V<sub>CC</sub> = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	SN54ALVT	H16244	SN74ALVT	H16244	LINUT
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	V	1	3.1	1	3	ns
t <sub>PHL</sub>	~	I	1	3.6	1	3.5	115
<sup>t</sup> PZH	OE	V	1.1	<b>2</b> 6	1.1	5.9	ns
tPZL	UE	I	1.10	4.8	1.1	4.7	115
<sup>t</sup> PHZ	OE	V	1,5	4.5	1.5	4.4	ns
<sup>t</sup> PLZ	UE		Q 1	3.5	1	3.4	115

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF, V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH	16244	SN74ALVT	UNIT		
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	А	v	1	2.6	1	2.4	ns	
<sup>t</sup> PHL	A	I	1	2.6	1	2.5	115	
<sup>t</sup> PZH	5	v	1,2	3.9	1	3.8		
tPZL	OE	Ι	25	3	1	2.9	ns	
<sup>t</sup> PHZ	OE	V	5.5	4.3	1.5	4.2	ns	
tPLZ	UE		<b>2</b> 1.5	3.7	1.5	3.6	113	



SCES070G - JUNE 1996 - REVISED MAY 1999



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### SN54ALVTH16244, SN74ALVTH16244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCES070G – JUNE 1996 – REVISED MAY 1999

PARAMETER MEASUREMENT INFORMATION  $V_{CC} = 3.3 V \pm 0.3 V$ 0 6 V **S1** O Open **500** Ω From Output TEST **S1**  $\wedge \wedge \wedge$ O GND **Under Test** Open tPLH/tPHL  $C_L = 50 \text{ pF}$ 6 V tPLZ/tPZL **500** Ω (see Note A) GND tPHZ/tPZH LOAD CIRCUIT tw 3 V 3 V 1.5 V 1.5 V Input Timing 1.5 V 0 V Input 0 V **VOLTAGE WAVEFORMS** PULSE DURATION t<sub>su</sub> th 3 V Data 3 V 1.5 V 1.5 V Input 1.5 V 1.5 V **Output Control** 0 V 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES <sup>t</sup>PZL - tpi 7 Output 3 V 3 V Waveform 1 1.5 V 1.5 V .5 V Input S1 at 6 V V<sub>OL</sub> + 0.3 V VOL (see Note B) 0 V tPZH -- tPHZ **t**PLH **tPHL** Output VOH VOH Waveform 2 V<sub>OH</sub> – 0.3 V 1.5 V Output 1.5 V 1.5 V S1 at GND  $\approx 0 V$ VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated