# Si5347/46, Si5345/44/42, Si5341/40 Silicon Revision A1 Errata 

12-August-2014

## Errata Status Summary

| Errata <br> $\#$ | Title | Impact | Status |
| :---: | :--- | :---: | :--- |
| 1 | Output frequency limited to 710 MHz. | Major | May be fixed in a future revision. |
| 2 | OSC startup issue w/ XTALs if $\mathrm{Tj}>110^{\circ} \mathrm{C}$. | Major | Fixed in silicon revision B. |
| 3 | Input-to-Output delay is not consistent. | Major | No workaround. <br> Will be fixed in a future revision. |
| 4 | Output-to-Output skew is not consistent. | Major | No workaround. <br> Will be fixed in a future revision. |
| 5 | LVCMOS Hi-Z mode impedance too low. | Major | No workaround. <br> Will be fixed in a future revision. |
| 6 | LOS and OOF sticky status bits cannot be <br> cleared. | Minor | No workaround. <br> Will be fixed in a future revision. |

Impact definition: Each erratum is marked with an impact, as defined below:

- Minor - Workaround exists.
- Major - Errata that do not conform to the data sheet or standard.
- Information - The device behavior is not ideal but acceptable. Typically, the data sheet will be changed to match the device behavior.
- This document applies to Ordering Part Numbers (OPNs) which refer to product Revision A (silicon revision A1). For example: Si5345A-A-GM or Si5341A-Axxxxx-GM, where xxxxx is the custom OPN ID.
- Silicon revision B will have OPNs with B in the product revision. For example: Si5345A-B-GM or Si5341A-Bxxxxx-GM, where xxxxx is the custom OPN ID.


## Errata Details

## 1. Description:

The VCO operating frequency range limits the maximum generated clock output frequency.

## Impact:

Frequencies can be generated up to 710 MHz and not 800 MHz as stated in the data sheet. ClockBuilder Pro currently limits output frequencies to 710 MHz .

## Workaround:

There is no workaround for this issue at this time.

## Resolution:

This limitation may be fixed in a future revision.

## Description:

The oscillator circuit (OSC) may not start up when running the chip at high temperatures. The ESD protection circuit on XA/XB interacts with an internal regulator for the OSC circuit at start up. The problem occurs when the junction temperature is above 110 ${ }^{\circ} \mathrm{C}$.

## Impact:

If the chip is powered-up, or a hard or soft reset is performed at high temperatures, the DSPLL will not be able to achieve lock and output clocks will not be generated.

## Workaround:

There is no workaround for this issue. Refer to ClockBuilder Pro's power dissipation report to help determine your design's effective junction temperature.

## Resolution:

This issue is fixed in silicon revision B.

## 2. Description:

The input-to-output delay is not consistent when running the chip at high temperatures. The problem occurs when the junction temperature is above $110^{\circ} \mathrm{C}$.

## Impact:

If the chip is powered-up, or a hard or soft reset is performed at high temperatures, the input-to-output delay may exceed the data sheet specification.

## Workaround:

There is no workaround for this issue.

## Resolution:

This erratum will be fixed in a future revision.

## 3. Description:

The output-to-output delay is not consistent when running the chip at high temperatures. The problem occurs when the junction temperature is above $110^{\circ} \mathrm{C}$.

## Impact:

If the chip is powered-up, or a hard or soft reset is performed at high temperatures, the output-to-output delay may exceed the data sheet specification of 100 ps.

## Workaround:

There is no workaround for this issue.

## Resolution:

This erratum will be fixed in a future revision.

## 4. Description:

An LVCMOS output can be configured to disable in a low logic state, a high logic state, or in highimpedance mode. The disable in high-impedance state does not meet the data sheet specification.

## Impact:

The LVCMOS high-impedance mode should not be used.

## Workaround:

Select the disable state as stop-high or stop-low.

## Resolution:

This erratum will be fixed in a future revision.
5. Description:

LOS and OOF sticky status bits cannot be cleared unless its fault monitor is disabled.

## Impact:

LOS and OOF sticky (flag) bits will always remain set whenever asserted. Clearing the sticky bit(s) will have no effect.

## Workaround:

It is possible to clear a sticky bit by temporarily disabling its fault monitor. Once disabled, the bit can be cleared and the fault monitor re-enabled.

## Resolution:

This erratum will be fixed in a future revision.


