CY88154A

Spread Spectrum Clock Generator

CY88154A is a clock generator for EMI (Electro Magnetic Interference) reduction. The peak of unnecessary radiation noise (EMI) can be attenuated by making the oscillation frequency slightly modulate periodically with the internal modulator. It corresponds to both of the center spread which modulates input frequency as Middle Centered and down spread which modulates so as not to exceed input frequency.

Features

- Input frequency : 16.6 MHz to 67 MHz
- Output frequency: 16.6 MHz to 67 MHz (One time input frequency)
- Modulation rate can select from ± 0.5%, ± 1.0%, ± 1.5% or − 1.0%, − 2.0%, − 3.0%. (For center spread / down spread.)
- Equipped with crystal oscillation circuit: Range of oscillation 16.6 MHz to 48 MHz
- The external clock can be input: 16.6 MHz to 67 MHz
- Modulation clock output duty : 40% to 60%
- Modulation clock cycle-cycle jitter : Less than 100 ps
- Low current consumption by CMOS process : 5.0 mA (24 MHz : Typ-sample, no load)
- Power supply voltage : 3.3 V ± 0.3 V
- Operating temperature : − 40 °C to +85 °C
- Package : SOP 8-pin

Contents

1. Product Lineup

CY88154A has two kinds of input frequency, and three kinds of modulation type (center/down spread), total six line-ups.

Product	Input/Output Frequency	Modulation Type
CY88154A-103	16.6 MHz to 40 MHz	Down spread
CY88154A-112	33 MHz to 67 MHz	Center spread
CY88154A-113	16.6 MHz to 40 MHz	

2. Pin Assignment

TOP VIEW



SOB008

3. Pin Description

Pin Name	I/O	Pin No.	Description
CKOUT	O	1	Modulated clock output pin
V_{DD}	—	2	Power supply voltage pin
V_{SS}	—	3	GND pin
XIN	I	4	Crystal resonator connection pin/clock input pin
XOUT	O	5	Crystal resonator connection pin
SEL0	I	6	Modulation rate setting pin
REFOUT	O	7	Non-modulated clock output pin
SEL1	I	8	Modulation rate setting pin

4. I/O Circuit Type

Pin	Circuit Type	Remarks
SEL0 SEL1		CMOS hysteresis input
CKOUT REFOUT		■ CMOS output ■ I_{OL} = 3 mA

Note : For XIN and XOUT pins, refer to “Oscillation Circuit”

5. Handling Devices

5.1 Preventing Latch-up

A latch-up can occur if, on this device, (a) a voltage higher than V_{DD} or a voltage lower than V_{SS} is applied to an input or output pin or (b) a voltage higher than the rating is applied between V_{DD} pin and V_{SS} pin. The latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use this device, be very careful not to exceed the maximum rating.

5.2 Handling Unused Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, using a pull-up or pull-down resistor.

Unused output pin should be opened.

5.3 The Attention When the External Clock is Used

Input the clock to XIN pin, and XOUT pin should be opened when you use the external clock.

Please pay attention so that an overshoot and an undershoot do not occur to an input clock of XIN pin.

5.4 Power Supply Pins

Please design connecting the power supply pin of this device by as low impedance as possible from the current supply source.

We recommend connecting electrolytic capacitor (about 10 µF) and the ceramic capacitor (about 0.01 µF) in parallel between V_{SS} pin and V_{DD} pin near the device, as a bypass capacitor.

5.5 Oscillation Circuit

Noise near the XIN and XOUT pins may cause the device to malfunction. Design printed circuit boards so that electric wiring of XIN or XOUT pin and the resonator do not intersect other wiring.

Design the printed circuit board that surrounds the XIN and XOUT pins with ground.

6. Block Diagram



CY88154A PLL block

A glitchless IDAC (current output D/A converter) provides precise modulation, thereby dramatically reducing EMI.

7. Pin Setting

SEL 0, SEL 1 Modulation Rate Setting

SEL1	SEL0	Modulation Rate	
		CY88154A-103	CY88154A-112, CY88154A-113
		Down Spread	Center Spread
L	L	− 1.0%	± 0.5%
L	H	− 2.0%	± 1.0%
H	L	− 3.0%	± 1.5%
H	H	No spread	No spread

Notes:

- The modulation rate can be changed at the level of the pin. Spectrum does not spread when “H” level is set to SEL0 and SEL1 pins. The clock with low jitter can be obtained.
- When changing the modulation rate setting, the stabilization wait time for the modulation clock is required. The stabilization wait time for the modulation clock take the maximum value of “ Electrical Characteristics AC Characteristics Lock-Up time”.

Center Spread

Spectrum is spread (modulated) by centering on the input frequency.



Modulation rate center spread example of ± 1.5%

Down Spread

Spectrum is spread (modulated) below the input frequency.



Modulation width down spread example of – 3.0%

8. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	V_{DD}	− 0.5	+ 4.0	V
Input voltage*	V_I	V_{SS} − 0.5	V_{DD} + 0.5	V
Output voltage*	V_O	V_{SS} − 0.5	V_{DD} + 0.5	V
Storage temperature	T_{ST}	− 55	+ 125	°C
Operation junction temperature	T_J	− 40	+ 125	°C
Output current	I_O	− 14	+ 14	mA
Overshoot	V_{IOVER}	—	V_{DD} + 1.0 (t_{OVER} ≤ 50 ns)	V
Undershoot	V_{IUNDER}	V_{SS} − 1.0 (t_{UNDER} ≤ 50 ns)	—	V

* : The parameter is based on V_{SS} = 0.0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Overshoot/Undershoot



9. Recommended Operating Conditions

(V_{SS} = 0.0 V)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Power supply voltage	V_{DD}	V_{DD}	—	3.0	3.3	3.6	V
“H” level input voltage	V_{IH}	XIN, SEL0, SEL1	—	V_{DD} × 0.80	—	V_{DD} + 0.3	V
“L” level input voltage	V_{IL}		—	V_{SS}	—	V_{DD} × 0.20	V
Input clock duty cycle	t_{DCI}	XIN	16.6 MHz to 67 MHz	40	50	60	%
Input clock through rate	SR_{IN}	XIN	Input frequency 40 MHz to 67 MHz	0.0475 × fin − 1.75	—	—	V/ns
Operating temperature	Ta	—	—	− 40	—	+ 85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

Input clock duty cycle ($t_{DCI} = t_b/t_a$)



Input clock through rate (SR_{IN})



Note : $SR_{IN} = (V_{DD} \times 0.80 - V_{DD} \times 0.20) / t_{rin}$, $SR_{IN} = (V_{DD} \times 0.80 - V_{DD} \times 0.20) / t_{fin}$

10. Electrical Characteristics

10.1 DC Characteristics

($Ta = -40$ °C to $+85$ °C, $V_{DD} = 3.3\ V \pm 0.3\ V$, $V_{SS} = 0.0\ V$)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Power supply current	I_{CC}	V_{DD}	no load capacitance at 24 MHz output	—	5.0	7.0	mA
Output voltage	V_{OH}	CKOUT, REFOUT	"H" level output $I_{OH} = -3$ mA	$V_{DD} - 0.5$	—	V_{DD}	V
	V_{OL}		"L" level output $I_{OL} = 3$ mA	V_{SS}	—	0.4	V
Output impedance	Z_O	CKOUT, REFOUT	16.6 MHz to 67 MHz	—	70	—	Ω
Input capacitance	C_{IN}	XIN, SEL0, SEL1	$Ta = +25$ °C, $V_{DD} = V_I = 0.0$ V, f = 1 MHz	—	—	16	pF

10.2 AC Characteristics

(Ta = −40 °C to + 85 °C, V_{DD} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)

Parameter	Symbol	Pin	Conditions	Value			Unit
				Min	Typ	Max	
Oscillation frequency	f_x	XIN, XOUT	Fundamental oscillation	16.6	—	40	MHz
			3rd over-tone oscillation	40	—	48	
Input frequency	f_{in}	XIN	CY88154A-103/113	16.6	—	40	MHz
			CY88154A-112	33	—	67	
Output frequency	f_{OUT}	CKOUT, REFOUT	CY88154A-103/113	16.6	—	40	MHz
			CY88154A-112	33	—	67	
Output slew rate	SR	CKOUT, REFOUT	0.4 V to 2.4 V load capacitance 15 pF	0.3	—	2.0	V/ns
Output clock duty cycle	t_{DCC}	CKOUT	1.5 V	40	—	60	%
	t_{DCR}	REFOUT	1.5 V	t_{DCI} − 10*	—	t_{DCI} + 10*	%
Modulation frequency (Number of input clocks per modulation)	f_{MOD} (n_{MOD})	CKOUT	CY88154A-103/113	fin/2640 (2640)	fin/2280 (2280)	fin/1920 (1920)	kHz (clks)
			CY88154A-112	fin/4400 (4400)	fin/3800 (3800)	fin/3200 (3200)	
Lock-Up time	t_{LK}	CKOUT	—	—	2	5	ms
Cycle-cycle jitter	t_{JC}	CKOUT	No load capacitance, Ta = +25 °C, V_{DD} = 3.3 V	—	—	100	ps-rms

* : Duty of the REFOUT output is guaranteed only for the following A and B because it depends on t_{DCI} of input clock duty.
A. Resonator : When resonator is connected with XIN and XOUT and oscillates normally.
B. External clock input : The input level is Full - swing (V_{SS} − V_{DD}).

<Definition of modulation frequency and number of input clocks per modulation>



CY88154A contains the modulation period to realize the efficient EMI reduction.
The modulation period f_{MOD} depends on the input frequency and changes between f_{MOD} (Min) and f_{MOD} (Max) .
Furthermore, the average value of f_{MOD} equals the typical value of the electrical characteristics.

11. Output Clock Duty Cycle (t_{DCC}, $t_{DCR} = t_b/t_a$)



12. Input Frequency ($f_{in} = 1/t_{in}$)



13. Output Slew Rate (SR)



Note : SR = (2.4–0.4) /t_r, SR = (2.4–0.4) /t_f

14. Cycle-cycle Jitter ($t_{JC} = | t_n - t_{n+1} |$)

Note : Cycle-cycle jitter is defined the difference between a certain cycle and immediately after (or, immediately before) .

15. Modulation Waveform

■ ±1.5% modulation rate, Example of center spread



■ −1.0% modulation rate, Example of down spread



16. Lock-up Time



If the setting pin is fixed at the “H” or “L” level, the maximum time after the power is turned on until the set clock signal is output from CKOUT pin is (the stabilization wait time of input clock to XIN pin) ＋ (the lock-up time “t_{LK}”). For the input clock stabilization time, check the characteristics of the resonator or oscillator used.

Note : When the pin setting is changed, the CKOUT pin output clock stabilization time is required. Until the output clock signal becomes stable, the output frequency, output clock duty cycle, modulation period, and cycle-cycle jitter cannot be guaranteed. It is therefore advisable to perform processing such as cancelling a reset of the device at the succeeding stage after the lock-up time.

17. Oscillation Circuit

The left side of figures below shows the connection example about general resonator. The oscillation circuit has the built-in feedback resistance (R_f) . The value of capacity (C_1 and C_2) is required adjusting to the most suitable value of an individual resonator.
The right side of figures below shows the example of connecting for the 3rd over-tone resonator. The value of capacity (C_1, C_2 and C_3) and inductance (L_1) is needed adjusting to the most suitable value of an individual resonator. The most suitable value is different by individual resonator. Please refer to the resonator manufacturer which use for the most suitable value. When an external clock is used (the resonator is not used) , input the clock to XIN pin and do not connect anything with XOUT.

■ When using a resonator



■ When using an external clock



Note : Note that a jitter characteristic of an input clock may cause an affect a cycle-cycle jitter characteristic.

18. Interconnection Circuit Example



C_1, C_2	: Oscillation stabilization capacitance (refer to " Oscillation Circuit".)
C_3	: Capacitor of 10 µF or higher
C_4	: Capacitor about 0.01 µF (connect a capacitor of good high frequency property (ex. laminated ceramic capacitor) to close to this device.)
R_1, R_2	: Impedance matching resistor for board pattern

19. Example Characteristics

The condition of the examples of the characteristic is shown as follows: Input frequency = 20 MHz (Output frequency = 20 MHz : Using CY88154A-113), Power - supply voltage = 3.3 V, None load capacity.
Modulation rate = ±1.5% (center spread)
Spectrum analyzer HP4396B is connected with CKOUT. The result of the measurement with RBW = 1 kHz (ATT use for −6dB).



20. Ordering Information

Part number	Input/Output frequency	Modulation type	Package	Remarks
CY88154APNF-G-112-JNE1	33 MHz to 67 MHz	Center	8-pin plastic SOP (SOB008)	
CY88154APNF-G-113-JNE1	16.6 MHz to 40 MHz			
CY88154APNF-G-103-JNEFE1	16.6 MHz to 40 MHz	Down		Emboss taping (EF type)
CY88154APNF-G-112-JNEFE1	33 MHz to 67 MHz	Center		
CY88154APNF-G-113-JNEFE1	16.6 MHz to 40 MHz			
CY88154APNF-G-103-JNERE1	16.6 MHz to 40 MHz	Down		Emboss taping (ER type)
CY88154APNF-G-112-JNERE1	33 MHz to 67 MHz	Center		
CY88154APNF-G-113-JNERE1	16.6 MHz to 40 MHz			

Ordering Code Definitions



21. Package Dimension



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	——	——	1.75
A1	0.05	——	0.25
A2	1.30	1.40	1.50
D	5.05 BSC.		
E	6.00 BSC.		
E1	3.90 BSC		
θ	0°	——	8°
c	0.15	——	0.25
b	0.36	0.44	0.52
L	0.45	0.60	0.75
L 1	1.05 REF		
L 2	0.25 BSC		
e	1.27 BSC.		
h	0.40 BSC.		

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETER.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DIMENSIONING D INCLUDE MOLD FLASH, DIMENSIONING E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.025 mm PER SIDE. D and E1 DIMENSION ARE DETERMINED AT DATUM H.
4. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. DIMENSIONING D and E1 ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, THE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
5. DATUMS A & B TO BE DETERMINED AT DATUM H.
6. "N" IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS FOR THE SPECIFIED PACKAGE LENGTH.
7. THE DIMENSION APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm TO 0.25mm FROM THE LEAD TIP.
8. DIMENSION "b" DOES NOT INCLUDE THE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION. THE DAMBAR MAY NOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.
9. THIS CHAMFER FEATURE IS OPTIONAL. LF IT IS NOT PRESENT, THEN A PIN 1 IDENTIFIER MUST BE LOCATED WITHIN THE INDEX AREA INDICATED
10. "A1" IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY EXCLUDING THE LID AND OR THERMAL ENHANCEMENT ON CAVITY DOWN PACKAGE CONFIGURATIONS.
11. JEDEC SPECIFICATION NO. REF : N/A

002-15856 **

Document History

Spansion Publication Number: DS04-29129-2E

Document Title: CY88154A Spread Spectrum Clock Generator Document Number: 002-08252				
Revision	**ECN**	**Orig. of Change**	**Submission Date**	**Description of Change**
**	–	TAOA	06/29/2009	Initial Release
*A	5563140	TAOA	12/22/2016	Updated to Cypress Template
*B	5991372	TAOA	12/12/2017	Deleated EOL part number: CY88154A-101/102/111 Updated Package Dimensions: Updated to Cypress format. Changed the package name from FPT-8P-M02 to SOB008.
*C	6262677	ATTS	07/30/2018	Updated part number: MB88154A to CY88154A Added Ordering code Definitions

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.