SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

● Members of the Texas Instruments <i>Widebus</i> ™ Family	SN54ABT16652 . SN74ABT16652 . (TOP)	
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 		, 56] 1 <u>ОЕВА</u>
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	1CLKAB [2 1SAB [3	55] 1CLKBA 54] 1SBA
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	GND [] 4 1A1 [] 5	53 GND 52 1B1
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1A2 [6 V _{CC} [7 1A3 [8	51] 1B2 50] V _{CC}
 Flow-Through Architecture Optimizes PCB Layout 	1A3 [] 8 1A4 [] 9 1A5 [] 10	49
 High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) 	GND [11	46] GND
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 	1A6 🛛 12 1A7 🚺 13	45] 1B6 44] 1B7
380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center	1A8 🛛 14 2A1 🚺 15	43] 1B8 42] 2B1
Spacings	2A1 [15 2A2 [16	41 2B2
description	2A3 🛛 17 GND 🚺 18	40 2B3 39 GND
The 'ABT16652 are 16-bit bus transceivers that	2A4 [19	38 2B4
consist of D-type flip-flops and control circuitry	2A5 20 2A6 21	37 2B5 36 2B6
arranged for multiplexed transmission of data directly from the data bus or from the internal	V _{CC} [22 2A7 [23	35 V _{CC} 34 2B7
storage registers. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.	2A7 [23 2A8 [24 GND [25	34 2B7 33 2B8 32 GND

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16652.

Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

31 🛿 2SBA

29

30 2CLKBA

20EBA

2SAB 126

28

2CLKAB

20EAB

SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

description (continued)

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN54ABT16652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16652 is characterized for operation from -40°C to 85°C.

		INP	UTS			DATA	a I/o†	OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data
Х	Н	\uparrow	H or L	Х	Х	Input	Unspecified [‡]	Store A, hold B
н	Н	\uparrow	\uparrow	Х‡	Х	Input	Output	Store A in both registers
L	Х	H or L	\uparrow	Х	Х	Unspecified [‡]	Input	Hold A, store B
L	L	\uparrow	\uparrow	Х	X‡	Output	Input	Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
н	Н	H or L	Х	Н	х	Input	Output	Stored A data to B bus
н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

FUNCTION TABLE

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


[‡]Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.





SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997








SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54ABT16652, SN74ABT16652 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS215B – FEBRUARY 1991 – REVISED JANUARY 1997

logic diagram (positive logic)





SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54AB1	Г16652	SN74AB1	Г16652	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IOH	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	RAMETER	TEST CON	DITIONS	Т	A = 25°C	;	SN54AB	Г16652	SN74AB1	16652	UNIT
PAR	RAMEIER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
Vari		$V_{CC} = 5 V,$	I _{OH} = -3 mA	3			3		3		V
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				V
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
Vei			I _{OL} = 48 mA			0.55		0.55			V
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
lj.	Control inputs	V _{CC} = 5.5 V, V _I = V ₀	CC or GND			±1		±1		±1	μA
	A or B ports					±20		±20		±20	
IOZH‡		V _{CC} = 5.5 V,	; = 5.5 V, V _O = 2.7 V			10		10		10	μA
Iozl‡		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μA
loff		$V_{CC} = 0,$				±100				±100	μA
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports	I _O = 0,	Outputs low			32		32		32	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2	
	Data inputs	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			50		50		50	
${}^{\Delta I}CC^{\P}$		Other inputs at V _{CC} or GND	Outputs disabled			50		50		50	μΑ
	Control inputs	$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}				50		50		50	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V			8						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54AE	T16652		
		V _{CC} = T _A = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency	0	125	0	125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
^t h	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		:				
		V _{CC} = T _A = 2				UNIT
		MIN	MAX			
fclock	Clock frequency	0	125	0	125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns



SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN5	4ABT16	652		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₀ T	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
f _{max}			125			125		MHz
^t PLH	CLK	B or A	1.5	3.1	4	1	5	ns
^t PHL	OLK	BUIA	1.5	3.2	4.1	1	5	115
^t PLH	A or B	B or A	1	2.3	3.2	0.6	4	ns
^t PHL	AUD	BUIA	1	3	4.1	0.6	4.9	115
^t PLH	040 - 004t	B or A	1	2.9	4.3	0.6	5.3	ns
^t PHL	SAB or SBA [†]	BUIA	1	3.1	4.6	0.6	5.3	115
^t PZH		А	1	2.8	4.1	0.6	5.2	ns
^t PZL	OEBA	^	1.5	3.1	4.4	1	5.4	ns
^t PHZ	OEBA	А	1.5	3.4	4.7	0.8	5.3	-
^t PLZ	OEBA	A	1.5	2.7	4	1	5.3	ns
^t PZH	0540	В	1	2.6	3.6	0.8	4.7	
^t PZL	OEAB		1.5	2.8	4.5	1	5	ns
^t PHZ		В	2	4.2	5.9	1	6.4	-
^t PLZ	OEAB	В	1.5	3.4	4.9	1	5.9	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

				SN7	4ABT16	652		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Т,	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
f _{max}			125			125		MHz
^t PLH	CLK	B or A	1.5	3.1	4	1.5	4.9	ns
^t PHL		BUIA	1.5	3.2	4.1	1.5	4.7	115
^t PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns
^t PHL	AUR	BUIA	1	3	4.1	1	4.6	113
^t PLH		B or A	1	2.9	4.3	1	5	ns
^t PHL	SAB or SBA†	BUIA	1	3.1	4.3	1	5	115
^t PZH	0504	А	1	2.8	4.1	1	5	
t _{PZL}	OEBA	A	1.5	3.1	4.4	1.5	5.3	ns
^t PHZ		А	1.5	3.4	4.4	1.5	4.9	
^t PLZ	OEBA	A	1.5	2.7	3.6	1.5	4	ns
^t PZH	0540	В	1	2.6	3.6	1	4.2	20
^t PZL	OEAB		1.5	2.8	3.9	1.5	4.6	ns
^t PHZ	0540	D	2	4.2	5.5	2	5.9	
^t PLZ	OEAB	В	1.5	3.4	4.5	1.5	5.2	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS215B – FEBRUARY 1991 – REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT16652DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16652	Samples
SN74ABT16652DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16652	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16652DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16652DLR	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated