Data sheet acquired from Harris Semiconductor
SCHS222C

# High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register 

## Features

- Independent Asynchronous Inputs and Outputs
- Expandable in Either Direction
- Reset Capability
- Status Indicators on Inputs and Outputs
- Three-State Outputs
- Shift-Out Independent of Three-State Control
- Fanout (Over Temperature Range)
- Standard Outputs
. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . - $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: $\mathrm{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $V_{C C}=5 \mathrm{~V}$
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (Max), $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ (Min)
- CMOS Input Compatibility, $\mathrm{I}_{\mathrm{I}} \leq 1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$


## Applications

- Bit-Rate Smoothing
- CPU/Terminal Buffering
- Data Communications
- Peripheral Buffering
- Line Printer Input Buffers
- Auto-Dialers
- CRT Buffer Memories
- Radar Data Acquisition


## Description

The 'HC40105 and 'HCT40105 are high-speed silicon-gate CMOS devices that are compatible, except for "shift-out" circuitry, with the CD40105B. They are low-power first-in-out (FIFO) "elastic" storage registers that can store 16 four-bit words. The 40105 is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems.

Each work position in the register is clocked by a control flipflop, which stores a marker bit. A "1" signifies that the position's data is filled and a " 0 " denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a " 1 " in the preceeding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to " 0 ". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATAOUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

## Ordering Information

| PART NUMBER | TEMP. RANGE ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE |
| :--- | :---: | :--- |
| CD54HC40105F3A | -55 to 125 | 16 Ld CERDIP |
| CD54HCT40105F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC40105E | -55 to 125 | 16 Ld PDIP |
| CD74HC40105M | -55 to 125 | 16 Ld SOIC |
| CD74HC40105MT | -55 to 125 | 16 Ld SOIC |
| CD74HC40105M96 | -55 to 125 | 16 Ld SOIC |
| CD74HCT40105E | -55 to 125 | 16 Ld PDIP |
| CD74HCT40105M | -55 to 125 | 16 Ld SOIC |
| CD74HCT40105MT | -55 to 125 | 16 Ld SOIC |
| CD74HCT40105M96 | -55 to 125 | 16 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250 .

## Pinout

| CD54HC40105, CD54HCT40105 |
| :---: |
| (CERDIP) |

CD74HC40105, CD74HCT40105
(PDIP, SOIC)
TOP VIEW

## Loading Data

Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been transferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

## Unloading Data

As soon as the first word has rippled to the output, the dataout ready output (DOR) goes HIGH and data of the first word is available on the outputs. Data of other words can be removed by a negative-going transition on the shift-out input ( $\overline{\mathrm{SO}) \text {. This negative-going transition causes the DOR signal }}$ to go LOW while the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go high again, signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain LOW, and any further commands will be ignored until a "1" marker ripples down to the last control register and DOR goes HIGH. If during unloading SI is HIGH, (FIFO is full) data on the data input of the FIFO is entered in the first location.

## Master Reset

A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. Thus, MR does not clear data within the register but only the control logic. If the shift-in flag (SI) is HIGH during the master reset pulse, data present at the input (D0 to D3) are immediately moved into the first location upon completion of the reset process.

## Three-State Outputs

In order to facilitate data busing, three-state outputs (Q0 to Q3) are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output. A HIGH on the three-state control flag (output enable input OE) forces the outputs into the high-impedance OFF-state mode. Note that the shift-out signal, unlike that in the CD40105B, is independent of the three-state output control. In the CD40105B, the three-state control must not be shifted from High to Low when the shift-out signal is Low (data loss would occur). In the high-speed CMOS version this restriction has been eliminated.

## Cascading

The 40105 can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than four bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figures 12 and 13).

## Functional Diagram




FIGURE 1. FUNCTIONAL BLOCK DIAGRAM

$\dagger$ " S " overrides " $R$ ".
$\dagger \dagger$ "R" overrides " S ".
FIGURE 2. LOGIC DIAGRAM

| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | -0.5V to 7V |
| DC Input Diode Current, $\mathrm{I}_{1 / \mathrm{K}}$ |  |
| For $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Output Diode Current, IOK |  |
| For $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 20 \mathrm{~mA}$ |
| DC Output Source or Sink Current per Output Pin, Io |  |
| For $\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | $\pm 25 \mathrm{~mA}$ |
| DC V ${ }_{\text {CC }}$ or Ground Current, $\mathrm{I}_{\text {CC }}$ | $\pm 50 \mathrm{~mA}$ |

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . 73
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(SOIC - Lead Tips Only)

## Operating Conditions

Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$ HC Types . . 2 V to 6 V HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.5 V to 5.5V

Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ тO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | $1 \mathrm{O}(\mathrm{mA})$ |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | V OL | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\mathrm{V}_{\mathrm{CC}}$ or GND | - | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\mathrm{V}_{\mathrm{CC}}$ or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |

## DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \\ (\mathrm{~V}) \end{gathered}$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Three-State Leakage Current | loz | $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \\ & \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | 6 | - | - | $\pm 0.5$ | - | $\pm 5$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$ | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { and } \\ \mathrm{GND} \end{gathered}$ | 0 | 5.5 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ${ }^{\text {ICC }}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Three-State Leakage Current | Ioz | $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}= \\ \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | 5.5 | - | - | $\pm 0.5$ | - | $\pm 5$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | $\begin{gathered} \Delta \mathrm{ICC} \\ \text { (Note 2) } \end{gathered}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -2.1 \end{aligned}$ | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | 100 | 360 | - | 450 | - | 490 | $\mu \mathrm{A}$ |

NOTE:
2. For dual-supply systems theoretical worst case $\left(\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)$ specification is 1.8 mA .

## HCT Input Loading Table

| INPUT | UNIT LOADS |
| :---: | :---: |
| $\overline{\mathrm{OE}}$ | 0.75 |
| $\mathrm{SI}, \overline{\mathrm{SO}}$ | 0.4 |
| Dn | 0.3 |
| MR | 1.5 |

NOTE: Unit Load is $\Delta_{\mathrm{CC}}$ limit specified in DC Electrical Table, e.g., $360 \mu \mathrm{~A}$ max at $25^{\circ} \mathrm{C}$.

Prerequisite for Switching Specifications

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | ${ }_{-55}{ }^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |
| SI Pulse Width HIGH or LOW | tw | 2 | 80 | - | 100 | - | 120 | - | ns |
|  |  | 4.5 | 16 | - | 20 | - | 24 | - | ns |
|  |  | 6 | 14 | - | 17 | - | 20 | - | ns |
| $\overline{\text { SO }}$ Pulse Width HIGH or LOW | tw | 2 | 120 | - | 150 | - | 180 | - | ns |
|  |  | 4.5 | 24 | - | 30 | - | 36 | - | ns |
|  |  | 6 | 20 | - | 26 | - | 31 | - | ns |
| DIR Pulse Width HIGH or LOW | tw | 2 | 200 | - | 250 | - | 300 | - | ns |
|  |  | 4.5 | 40 | - | 50 | - | 60 | - | ns |
|  |  | 6 | 34 | - | 43 | - | 51 | - | ns |
| DOR Pulse Width HIGH or LOW | tw | 2 | 200 | - | 250 | - | 300 | - | ns |
|  |  | 4.5 | 40 | - | 50 | - | 60 | - | ns |
|  |  | 6 | 34 | - | 43 | - | 51 | - | ns |
| MR Pulse Width HIGH | tw | 2 | 120 | - | 150 | - | 180 | - | ns |
|  |  | 4.5 | 24 | - | 30 | - | 36 | - | ns |
|  |  | 6 | 20 | - | 26 | - | 31 | - | ns |
| Removal Time MR to SI | $t_{\text {REM }}$ | 2 | 50 | - | 65 | - | 75 | - | ns |
|  |  | 4.5 | 10 | - | 13 | - | 15 | - | ns |
|  |  | 6 | 9 | - | 11 | - | 13 | - | ns |
| Set-Up Time Dn to SI | tsu | 2 | 5 | - | 5 | - | 5 | - | ns |
|  |  | 4.5 | 5 | - | 5 | - | 5 | - | ns |
|  |  | 6 | 5 | - | 5 | - | 5 | - | ns |
| Hold Time Dn to SI | $\mathrm{t}_{\mathrm{H}}$ | 2 | 125 | - | 155 | - | 190 | - | ns |
|  |  | 4.5 | 25 | - | 31 | - | 38 | - | ns |
|  |  | 6 | 21 | - | 26 | - | 32 | - | ns |
| Maximum Pulse Frequency $\mathrm{SI}, \overline{\mathrm{SO}}$ | $\mathrm{f}_{\text {MAX }}$ | 2 | 3 | - | 2 | - | 2 | - | MHz |
|  |  | 4.5 | 15 | - | 12 | - | 10 | - | MHz |
|  |  | 6 | 18 | - | 14 | - | 12 | - | MHz |
| HCT TYPES |  |  |  |  |  |  |  |  |  |
| SI Pulse Width HIGH or LOW | tw | 4.5 | 16 | - | 20 | - | 24 | - | ns |
| $\overline{\text { SO }}$ Pulse Width HIGH or LOW | tw | 4.5 | 16 | - | 20 | - | 24 | - | ns |
| DIR Pulse Width HIGH or LOW | tw | 4.5 | 40 | - | 50 | - | 60 | - | ns |
| DOR Pulse Width HIGH or LOW | tw | 4.5 | 40 | - | 50 | - | 60 | - | ns |
| MR Pulse Width HIGH | tw | 4.5 | 24 | - | 30 | - | 36 | - | ns |
| Removal Time MR to SI | $t_{\text {REM }}$ | 4.5 | 15 | - | 19 | - | 22 | - | ns |
| Set-Up Time Dn to SI | tsu | 4.5 | 0 | - | 0 | - | 0 | - | ns |
| Hold Time Dn to SI | $\mathrm{t}_{\mathrm{H}}$ | 4.5 | 25 | - | 31 | - | 38 | - | ns |
| Maximum Pulse Frequency $\mathrm{SI}, \overline{\mathrm{SO}}$ | $\mathrm{f}_{\text {MAX }}$ | 4.5 | 15 | - | 12 | - | 10 | - | MHz |

Switching Specifications Input $t_{r}, t_{f}=6 n s$

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay MR to DIR, DOR | ${ }_{\text {tpHL, }}$ tpLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 175 | - | 220 | - | 265 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 15 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 30 | - | 37 | - | 45 | ns |
| SI to DIR | ${ }^{\text {tpHL, }}$ <br> tple | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 210 | - | 265 | - | 315 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 36 | - | 45 | - | 54 | ns |
| $\overline{\mathrm{SO}}$ to DOR | $t_{\text {PHL }}$, <br> tpLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 210 | - | 265 | - | 315 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 36 | - | 45 | - | 54 | ns |
| $\overline{\mathrm{SO}}$ to Qn | $t_{\text {PHL, }}$ tplH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 400 | - | 500 | - | 600 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 80 | - | 100 | - | 120 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 35 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 68 | - | 85 | - | 102 | ns |
| Propagation Delay/Ripple thru Delay SI to DOR | ${ }^{\text {PLLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 2000 | - | 2500 | - | 3000 | ns |
|  |  |  | 4.5 | - | - | 400 | - | 500 | - | 600 | ns |
|  |  |  | 6 | - | - | 340 | - | 425 | - | 510 | ns |
| Propagation Delay/Ripple thru Delay SO to DIR | ${ }^{\text {PLLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 2500 | - | 3125 | - | 3750 | ns |
|  |  |  | 4.5 | - | - | 500 | - | 625 | - | 750 | ns |
|  |  |  | 6 | - | - | 425 | - | 532 | - | 638 | ns |
| Propagation Delay/Ripple thru Delay SI to Qn | ${ }^{\text {PLLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 1500 | - | 1900 | - | 2250 | ns |
|  |  |  | 4.5 | - | - | 300 | - | 380 | - | 450 | ns |
|  |  |  | 6 | - | - | 260 | - | 330 | - | 380 | ns |
| Three-State Output Enable $\overline{O E}$ to $Q_{n}$ | ${ }^{\text {tPZH, }}$ tPZL | $C_{L}=50 p F$ | 2 | - | - | 150 | - | 190 | - | 225 | ns |
|  |  |  | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
|  |  |  | 6 | - | - | 26 | - | 33 | - | 38 | ns |
| Three-State Output Disable $\overline{\mathrm{OE}}$ to Qn | $\mathrm{t}_{\text {P }} \mathrm{Hz}, \mathrm{tPLZ}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 140 | - | 175 | - | 210 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 28 | - | 35 | - | 42 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 24 | - | 30 | - | 36 | ns |
| Output Transition Time | $\mathrm{t}_{\text {TLH }}$, $\mathrm{T}_{\text {THL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 | ns |
|  |  |  | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
|  |  |  | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| Maximum SI, SO Frequency | ${ }_{\text {f }}$ MAX | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 32 | - | - | - | - | - | MHz |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 3, 4) | CPD | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 83 | - | - | - | - | - | pF |

Switching Specifications Input $t_{r}, t_{f}=6 n s \quad$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\begin{aligned} & V_{C C} \\ & \text { (V) } \end{aligned}$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Three-State Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | - | 15 | - | 15 | - | 15 | pF |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay Time MR to DIR, DOR | $\begin{aligned} & \text { tpLH, } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 36 | - | 45 | - | 54 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 15 | - | - | - | - | - | ns |
| SI to DIR | $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
| $\overline{\text { SO to DOR }}$ | $\begin{aligned} & \text { tpLH, } \\ & \text { tpHL } \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
| $\overline{\mathrm{SO}}$ to Qn | $\begin{aligned} & \text { tpLH, } \\ & \mathrm{t}_{\text {PHL }} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 80 | - | 100 | - | 120 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 35 | - | - | - | - | - | ns |
| Propagation Delay/Ripple thru Delay SI to DOR | ${ }_{\text {tpLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 400 | - | 500 | - | 600 | ns |
| Propagation Delay/Ripple thru Delay SO to DIR | ${ }_{\text {tpLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 500 | - | 625 | - | 750 | ns |
| Propagation Delay/Ripple thru Delay <br> SI to Qn | ${ }_{\text {tPLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 300 | - | 380 | - | 450 | ns |
| Three-State Output Enable $\overline{\mathrm{OE}}$ to $\mathrm{Q}_{\mathrm{n}}$ | $\mathrm{t}_{\text {PZH, }} \mathrm{t}_{\text {PZL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
| Three-State Output Disable OE to Qn | $\mathrm{t}_{\text {PHZ, }}$ tpLZ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 30 | - | 38 | - | 45 | ns |
| Output Transition Time | $\mathrm{t}_{\text {TLH }}$, $\mathrm{T}_{\text {THL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| Maximum CP Frequency | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 32 | - | - | - | - | - | MHz |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | - | 10 | - | 10 | - | 10 | pF |
| Power Dissipation Capacitance (Notes 3, 4) | CPD | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 83 | - | - | - | - | - | pF |
| Three-State Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | - | - | 15 | - | 15 | - | 15 | pF |

NOTES:
3. $\mathrm{C}_{P D}$ is used to determine the dynamic power consumption, per package.
4. $P_{D}=C_{P D} V_{C C}{ }^{2} f_{i}+\Sigma\left(C_{L} V_{C C}{ }^{2} f_{o}\right)$ where $f_{i}=$ Input Frequency, $f_{0}=$ Output Frequency, $C_{L}=$ Output Load Capacitance, $V_{C C}=$ Supply Voltage.

## Test Circuits and Waveforms



NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $f_{M A X}$, input duty cycle $=50 \%$.
FIGURE 3. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 5. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $\mathrm{f}_{\mathrm{MAX}}$, input duty cycle $=50 \%$. FIGURE 4. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 6. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

## Test Circuits and Waveforms (Continued)



FIGURE 7. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS


FIGURE 9. HC THREE-STATE PROPAGATION DELAY WAVEFORM


FIGURE 8. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS


FIGURE 10. HCT THREE-STATE PROPAGATION DELAY WAVEFORM


NOTE: Open drain waveforms tpLz and $t_{P Z L}$ are the same as those for three-state shown on the left. The test circuit is Output $R_{L}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.

FIGURE 11. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT


NOTE: Pulse must be applied for cascading by 16 N bits.
FIGURE 12. EXPANSION, 8-BITS WIDE BY 16 N-BITS LONG USING HC/HCT40105


NOTES:
5. Data valid goes to high level in advance of the data out by a maximum of 38 ns at $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ for $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
6. At $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, ripple time from position 1 to position 16 .
7. At $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, ripple time from position 16 to position 1 .

FIGURE 13. TIMING DIAGRAM FOR THE CD74HC/HCT40105

InSTRUMENTS

## PACKAGE OPTION ADDENDUM

www.ti.com
13-Jul-2022

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD54HC40105F3A | ACTIVE | CDIP | J | 16 | 1 | Non-RoHS \& Green | SNPB | N / A for Pkg Type | -55 to 125 | CD54HC40105F3A | Samples |
| CD74HC40105E | ACTIVE | PDIP | N | 16 | 25 | RoHS \& Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HC40105E | Samples |
| CD74HC40105M | ACTIVE | SOIC | D | 16 | 40 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC40105M | Samples |
| CD74HC40105M96 | ACTIVE | SOIC | D | 16 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HC40105M | Samples |
| CD74HC40105M96E4 | ACTIVE | SOIC | D | 16 | 2500 | TBD | Call TI | Call TI | -55 to 125 |  | Samples |
| CD74HC40105ME4 | ACTIVE | SOIC | D | 16 | 40 | TBD | Call TI | Call TI | -55 to 125 |  | Samples |
| CD74HCT40105E | ACTIVE | PDIP | N | 16 | 25 | RoHS \& Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT40105E | Samples |
| CD74HCT40105M | ACTIVE | SOIC | D | 16 | 40 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT40105M | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF CD54HC40105, CD74HC40105 :

- Catalog : CD74HC40105
- Military : CD54HC40105

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC40105M96 | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC40105M96 | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | $\mathbf{W}(\mathbf{m m})$ | T $(\boldsymbol{\mu m})$ | B (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC40105E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC40105E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HC40105M | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| CD74HCT40105E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HCT40105E | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD74HCT40105M | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
D Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

