## FEATURES

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)


## DESCRIPTION/ORDERING INFORMATION

This 12 -bit to 24 -bit bus exchanger is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.
A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12 -bit words to be presented as a 24 -bit word on the B port.
Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable ( $\overline{\mathrm{LE}})$ inputs are low. The select ( $\overline{\mathrm{SEL}}$ ) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables ( $\overline{\mathrm{OEA}}$, OEB).

| dgG or dl package (TOP VIEW) |  |
| :---: | :---: |
|  | $\cup_{56}$ |
| LE1B 2 | 55 CLKENA2 |
| $2 \mathrm{B3}$ [3 | 54 2B4 |
| GND 4 | 53 GND |
| 2B2 [5 | $52] 2 \mathrm{~B}$ |
| 2B1 [6 | $51.2 \mathrm{B6}$ |
| $\mathrm{V}_{\mathrm{CC}}[7$ | $50 . \mathrm{V}$ cc |
| A1 [8 | 49 2B7 |
| A2 [9 | 48 2B8 |
| A3 10 | 47 2B9 |
| GND [11 | 46 GND |
| A4 12 | 45 2B10 |
| A5 13 | 44 2B11 |
| A6 14 | 43 2B12 |
| A7 15 | 421 1312 |
| A8 16 | 41 1B11 |
| A9 [17 | 40 1B10 |
| GND [18 | 39 GND |
| A10 19 | $381 \mathrm{B9}$ |
| A11 [20 | 37188 |
| A12 21 | 36187 |
| $\mathrm{V}_{\text {CC }}[22$ | 35 V ${ }_{\text {cc }}$ |
| $1 \mathrm{~B} 1{ }^{23}$ | 34186 |
| 1B2 [24 | 33 1B5 |
| GND [25 | 32 GND |
| 1B3 26 | $311 \mathrm{B4}$ |
| LE2B [27 | 30 CLKENA1 |
| SEL [ 28 | 29] CLK |

To ensure the high-impedance state during power up or power down, the output enables should be tied to $\mathrm{V}_{\mathrm{cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE(1) |  | ORDERABLE <br> PART NUMBER | TOP-SIDE <br> MARKING |
| :---: | :--- | :--- | :--- | :--- |
|  | SSOP - DL | Tube | SN74ALVCH16271DL | ALVCH16271 |
|  |  | Tape and reel | SN74ALVCH16271DLR |  |
|  | TSSOP - DGG | Tape and reel | SN74ALVCH16271DGGR | ALVCH16271 |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[^0]
## FUNCTION TABLES

## OUTPUT ENABLE

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{O E A}}$ | $\overline{\mathbf{O E B}}$ | $\mathbf{A}$ | $\mathbf{1 B}, \mathbf{2 B}$ |
| $H$ | $H$ | $Z$ | Z |
| $H$ | L | Z | Active |
| L | $H$ | Active | Z |
| L | L | Active | Active |

## A-TO-B STORAGE ( $\overline{O E B}=\mathrm{L}$ )

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKENA1 | CLKENA2 | CLK | A | 1B | 2B |
| $H$ | $H$ | $X$ | X | $1 \mathrm{~B}_{0}{ }^{(1)}$ | $2 \mathrm{~B}_{0}{ }^{(1)}$ |
| L | X | $\uparrow$ | L | L | X |
| L | X | $\uparrow$ | H | H | X |
| X | L | $\uparrow$ | L | X | L |
| X | L | $\uparrow$ | H | $\mathrm{A}_{0}$ | H |

(1) Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ( $\overline{O E A}=\mathrm{L}$ )

| INPUTS |  |  |  | $\underset{A}{\text { OUTPUT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { LE }}$ | $\overline{\text { SEL }}$ | 1B | 2B |  |
| H | X | X | X | $\mathrm{A}_{0}{ }^{(1)}$ |
| H | X | X | X | $\mathrm{A}_{0}{ }^{(1)}$ |
| L | H | L | X | L |
| L | H | H | X | H |
| L | L | X | L | L |
| L | L | X | H | H |

(1) Output level before the indicated steady-state input conditions were established

LOGIC DIAGRAM (POSITIVE LOGIC)


12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS
SCES017G-JULY 1995-REVISED SEPTEMBER 2004

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.5 | 4.6 | V |
|  |  | Except I/O ports ${ }^{(2)}$ | -0.5 | 4.6 |  |
| $V_{1}$ | Input voltage range | I/O ports ${ }^{(2)(3)}$ | -0.5 | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{V}_{0}$ | Output voltage range ${ }^{(2)(3)}$ |  | -0.5 | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{I}_{\mathrm{K}}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| $\mathrm{l}_{\text {OK }}$ | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
| 10 | Continuous output current |  |  | $\pm 50$ | mA |
|  | Continuous current through each |  |  | $\pm 100$ | mA |
|  |  | DGG package |  | 64 |  |
| $\theta_{\text {JA }}$ | Package thermal impedance ${ }^{(4)}$ | DL package |  | 56 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) This value is limited to 4.6 V maximum.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.

## RECOMMENDED OPERATING CONDITIONS ${ }^{(1)}$

|  |  |  | MIN | MAX |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 1.65 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times V_{\text {c }}$ |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $\times \mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{Cc}}$ | V |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | -4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 | mA |
| $\mathrm{IOH}^{2}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | 4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| OL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  |  | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

(1) All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or $G N D$ to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}$ | MIN TYP ${ }^{(1)}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 1.65 V | 1.2 |  |
|  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ | 2.3 V | 2 |  |
|  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ | 2.3 V | 1.7 |  |
|  |  | 2.7 V | 2.2 |  |
|  |  | 3 V | 2.4 |  |
|  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ | 3 V | 2 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ | 1.65 V to 3.6 V | 0.2 | V |
|  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 1.65 V | 0.45 |  |
|  | $\mathrm{l}_{\mathrm{OL}}=6 \mathrm{~mA}$ | 2.3 V | 0.4 |  |
|  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ | 2.3 V | 0.7 |  |
|  |  | 2.7 V | 0.4 |  |
|  | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ | 3 V | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ | 1.65 V | 25 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ | 1.65 V | -25 |  |
|  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ | 2.3 V | 45 |  |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ | 2.3 V | -45 |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | 3 V | 75 |  |
|  | $\mathrm{V}_{1}=2 \mathrm{~V}$ | 3 V | -75 |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V}^{(2)}$ | 3.6 V | $\pm 500$ |  |
| $\mathrm{IOz}^{(3)}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, $\quad \mathrm{I}_{\mathrm{O}}=0$ | 3.6 V | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}} \quad$ Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V | 3.5 | pF |
| $\mathrm{C}_{\text {io }}$ A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | 3.3 V | 9 | pF |

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
(3) For I/O ports, the parameter $\mathrm{I}_{\mathrm{Oz}}$ includes the input leakage current.

## TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)


SN74ALVCH16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS
SCES017G-JULY 1995-REVISED SEPTEMBER 2004

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  |  | 130 |  | 130 |  | 130 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | CLK | B | 8 | 1 | 6.2 |  | 5 | 1 | 4.3 | ns |
|  | B | A | 7 | 1 | 5.3 |  | 4.7 | 1.4 | 4 |  |
|  | LE |  | 7 | 1 | 6 |  | 5.9 | 1.4 | 4.8 |  |
|  | SEL |  | 7 | 1.1 | 6.4 |  | 6.2 | 1.3 | 5.2 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OEB}}$ or OEA | B or A | 8 | 1 | 6 |  | 6.1 | 1 | 5.1 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{O E B}$ or $\overline{O E A}$ | B or A | 7 | 1.4 | 5.4 |  | 4.6 | 1.7 | 4.2 | ns |

## OPERATING CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | A to B | Outputs enabled |  |  | $C_{L}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ | 92 | 105 | pF |
|  |  |  | Outputs disabled | 61 | 76 |  |  |  |  |
|  |  | B to A | Outputs enabled | 39 | 43 |  |  |  |  |
|  |  |  | Outputs disabled | 11 | 13 |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V}$



LOAD CIRCUIT

voltage waveforms SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


## VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{\text {PzL }}$ and $t_{\text {PzH }}$ are the same as $t_{\text {en }}$.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION
$\mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | $\mathbf{S 1}$ |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Open |
| $\mathrm{t}_{\text {PLZ }} / \mathrm{t}_{\mathrm{PZL}}$ | $2 \times \mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |

LOAD CIRCUIT


VOLTAGE WAVEFORMS PULSE DURATION


## VOLTAGE WAVEFORMS <br> ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION

 $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

LOAD CIRCUIT


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 74ALVCH16271DGGRE4 | ACTIVE | TSSOP | DGG | 56 | 2000 | TBD | Call TI | Call TI | -40 to 85 |  | Samples |
| SN74ALVCH16271DGGR | ACTIVE | TSSOP | DGG | 56 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ALVCH16271 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine ( Cl ) and Bromine ( Br ) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> (iameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVCH16271DGGR | TSSOP | DGG | 56 | 2000 | 330.0 | 24.4 | 8.6 | 15.6 | 1.8 | 12.0 | 24.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVCH16271DGGR | TSSOP | DGG | 56 | 2000 | 367.0 | 367.0 | 45.0 |



## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.


NOTES: (continued)
5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:6X

NOTES: (continued)
7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
    Widebus is a trademark of Texas Instruments.

