

OCTOBER 1976 - REVISED MARCH 1988

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operation:
 Hold (Store) Shift Left
 Shift Right
 Load Data
- · Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- Typical Power Dissipation . . . 175 mW
- Exceptionally Stable Shift (Clock)
 Frequency . . . 25 MHz
- Applications: Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- SN54LS299 and SN74LS299 Are Similar But Have Direct Overriding Clear



SN54LS323 . . . FK PACKAGE (TOP VIEW)



description

These Low-Power Schottky eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table. Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. The clear function is synchronous, and a low-level at the clear input clears the register on the next low-to-high transition of the clock.

FUNCTION TABLE

MODE	INPUTS							INPUTS/OUTPUTS							OUTPUTS			
	CLR	FUNCTION SELECT		CONTROL		CLK	SERIAL		A/Q _A	B/Qg	c/ac	o/Qp	E/Qr	F/Q _E	G/Qc	H/Qu	Q _A ,	ΩH.
		S1	S0	Ğ1 [†]	G2†		SL	SR		_	•		-	•	•		"	••
Çlear	L	х	L	L.	7	Ť	×	Х		L,	Ļ		L	L	L	<u> </u>	L	L
	Ļ	L	×	L	L	†	×	×	L.	L	L	L	L	L	L	L	L	L
	L	Н	н	х	х	†	x	х	х	х	×	х	×	x	×	×	L	Ĺ
Hold	н	L	L	L	٦	×	X	х	QAO	QBQ	QC0	000	Q _{EO}	Q _{FQ}	α_{G0}	Q _{H0}	Q _{A0}	ано
	н	×	X	L	L	L	×	x	QAO		aco	a _{D0}	Œ0	GE0			QAO	QHO
Shift Right	Н	L	Н	L	Ļ	Ť	X	Ĥ	Н	QAn	OB n	Q _{Cn}	Qpn	űe,	Q _{En}	Q_{G_0}	Н	QGo
	Н	L	H	ĹĿ.	L	†	×	L	L	a_{An}	Qen	a_{Cn}	a_{Dn}	α_{En}	\mathbf{q}_{Fn}	o _{G⊓}	L	α_{Gn}
Shift Left	н	Н	L	L	L	t	н	Х	QBn	аcп	αpn	QEn	Q _{En}	QGn	QHn	Н	QBn	H
	Н	Н	L	L	L.	1	L	X	QBn	a_{Cn}	αpn	ι	a_{Fn}	a_{Gn}	Q _{Hn}	L	QBn	L
Load	H	Н	Н	×	×	†	×	×	a	ь	C	d	e	_ 	9	ħ	a	h


[†]When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a...h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.




SN54LS323, SN74LS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



schematics of inputs and outputs, absolute maximum ratings, recommended operating conditions, and electrical characteristics

Same as SN54LS299 and SN74LS299, except t_{SU} (Clear Inactive) does not apply.

switching characteristics, VCC = 5 V, $T_A = 25^{\circ}$ C

PARAMETER †	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			See Note 1	25	35		MHz
^t PLH	CLK	QA' or QH'	C = 15 = 5		22	33	
[‡] PHL	CER	QA OI QH	C _L = 15 pF, R _L = 2 kΩ		26	39	ns
^t PLH	CLK	Q _A thru Q _H			17	25	
^t PHL	GER	MA IIII CH	C -45 of D -605 O		25	39	ns
^t PZH	<u>G</u> 1, <u>G</u> 2	Q _A thru Q _H	CL = 45 pF, R _L = 665 Ω		14	21	
tPZL	41, 42	CA till CA			20	30	
^t PHZ	Ğ1, Ğ2	Q _A thru Q _H	C E - B BEE D		10	20	
tPLZ_		GA UIU CH	CL=5pF, RL=665Ω		10	15	пs

 $^{^{\}dagger}$ t_{max} = maximum clock frequency

tp_H = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

tpzH = Output enable time to high level

tpzL = Output enable time to low level

tpHZ = Output disable time from high level

tpLZ = Output disable time from low level

NOTE 1: For testing f_{max}, all outputs are loaded simultaneously, each with C_L and R_L as specified for the propagation times. Load circuits and voltage waveforms are shown in Section 1.

www.ti.com 10-Sep-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN54LS323J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS323J	Samples
SNJ54LS323FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS 323FK	Samples
SNJ54LS323FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS 323FK	Samples
SNJ54LS323J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS323J	Samples
SNJ54LS323J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS323J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Sep-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated